






| | |
|-----------------|----------------------------|
| SMA Interface 0 | |
| Title | SRDP |
| Size | Document Number |
| C | <Doc> |
| Date | Saturday, January 13, 2007 |
| Sheet | 2 of 16 |
| Rev | B |



| | | |
|-----------------|----------------------------|---------------|
| SMA Interface 1 | | |
| Title | SRDP | |
| Size | Document Number | Rev |
| C | <Doc> | B |
| Date | Saturday, January 13, 2007 | Sheet 3 of 16 |


SRIO / HIP Connectors



SRIO / HIP Guide Pins




| SRIO / HIP Interface | | | |
|----------------------|----------------------------|-------|---------|
| Title | SRDP | | |
| Size | Document Number | Rev B | |
| C | <Doc> | | |
| Date | Saturday, January 13, 2007 | Sheet | 4 of 16 |



AMC2_CHN3 << AMC2_CHN3 SH [7]
 AMC2_CHN4 << AMC2_CHN4 SH [16]
 AMC2_TRST << AMC2_TRST SH [5,7,16]
 AMC2_TMS << AMC2_TMS SH [5,7,16]
 AMC2_TCK << AMC2_TCK SH [5,7,16]




NOTE: Place
 Discretes
 as close to U1
 as possible

NOTE: Place
 Capacitors
 as close to U1
 as possible




ADDRESS MAP GA[2:0] = UUP

| | | | |
|-----------------|----------------------------|-------|---------|
| AMC Interface 2 | | | |
| Title | SRDP | | |
| Size | Document Number | Rev B | |
| C | <Doc> | | |
| Date | Saturday, January 13, 2007 | Sheet | 8 of 18 |




SH [16] TSI578_SPEED1 >> TSI578_SPEED1
 SH [16] TSI578_SPEED0 >> TSI578_SPEED0

NOTE: TSI578 can address a larger memory due to it's 2 byte addressing capability.





JP1 off - Disable I2C access to external EEPROM
 JP1 on - Enable I2C access to external EEPROM

Select Resistors for I2C Address




I2C_MA >> I2C_MA




JP11 off - Enable all CMOS pins
 JP11 on - Tri-state all CMOS pins (does not include SERDES or TDO pins)



| | | |
|-------|----------------------------|----------------|
| Title | | |
| SRDP | | |
| Size | Document Number | Rev |
| C | <Doc> | B |
| Date | Saturday, January 13, 2007 | Sheet 10 of 16 |




| | | |
|-------------------------------------|----------------------------|----------------|
| TSI578 CLOCKS, RESET AND INTERRUPTS | | |
| Title | SRDP | |
| Size | Document Number | Rev |
| C | <Doc> | B |
| Date | Saturday, January 13, 2007 | Sheet 12 of 16 |



| TS1578 POWER | | | |
|--------------|----------------------------|-------|----------|
| Title | SRDP | | |
| Size | Document Number | Rev | |
| C | <Doc> | B | |
| Date | Saturday, January 13, 2007 | Sheet | 13 of 16 |









| POWER CONDITIONING | | | |
|--------------------|----------------------------|-------|----------|
| Title | SRDP | | |
| Size | Document Number | | |
| C | <Doc> | | |
| Date | Saturday, January 13, 2007 | Sheet | 15 of 16 |
| Rev | B | | |

TsI578 JTAG INTERFACE

AMC JTAG INTERFACE



TsI578 POWER DOWN CONTROL 0-7 SWITCH

TsI578 POWER DOWN CONTROL 8-15 SWITCH

| CONTROL PROCESSOR INTERFACE | | | |
|-----------------------------|----------------------------|-------|----------|
| Title | SRDP | | |
| Size | Document Number | Rev B | |
| C | <Doc> | | |
| Date | Saturday, January 13, 2007 | Sheet | 16 of 16 |