


**CONTENTS**

SHEET 1	TITLE PAGE
SHEET 2	SRIO SMA INTERFACE 0, TSi568A Port 0
SHEET 3	SRIO SMA INTERFACE 1, TSi568A Port 8
SHEET 4	SRIO HIP INTERFACE 0, TSi568A Port 6
SHEET 5	SRIO AMC INTERFACE 0, TSi568A Port 12
SHEET 6	SRIO AMC INTERFACE 0, TSi568A Port 4
SHEET 7	SRIO AMC INTERFACE 1, TSi568A Port 10
SHEET 8	SRIO AMC INTERFACE 2, TSi568A Port 2
SHEET 9	Serial / LVDS Connector (4x), TSi568A Port 14
SHEET 10	TSi568A JTAG AND CONFIGURATION PORTS
SHEET 11	CLOCK GENERATION
SHEET 12	TSi568A CLOCKS, RESET AND INTERRUPTS
SHEET 13	TSi568A POWER
SHEET 14	TSi568A GROUND
SHEET 15	POWER INTERFACE AND REGULATION, LED's
SHEET 16	CONTROL PROCESSOR INTERFACE <ul style="list-style-type: none"> <li>- TSi568A JTAG INTERFACE</li> <li>- TSi568A MODE SELECT SWITCHES</li> <li>- TSi568A POWER DOWN SWITCHES</li> <li>- TSi568A SPEED SELECT SWITCHES</li> <li>- EXTERNAL CONTROL INTERFACE</li> <li>- AMC JTAG INTERFACE</li> </ul>


Silicon Turnkey Express, a division of RPC Electronics Inc.  
749 Miner Road  
Highland Heights, Ohio 44143  
www.siliconfx.com

Title			SRDP		
Size	Document Number	Rev			
C	<Doc>	B			
Date	Saturday, January 13, 2007	Sheet	1	of	16







SMA Interface 0	
Title	
SRDP	
Size	Document Number
C	<Doc>
Date: Saturday, January 13, 2007	Sheet 2 of 16
Rev	B











**SRIO / HIP Connectors**







**SRIO / HIP Guide Pins**



SRIO / HIP Interface			
Title	SRDP		
Size	Document Number	Rev	
C	<Doc>	B	
Date	Saturday, January 13, 2007	Sheet	4 of 16










ADDRESS MAP GA[2:0] = UUG

AMC Interface 1	
Title	SRDP
Size	C
Document Number	<Doc>
Date	Saturday, January 13, 2007
Sheet	7 of 18
Rev	B




NOTE: Place Discretes as close to U1 as possible

NOTE: Place Capacitors as close to U1 as possible




ADDRESS MAP GA[2:0] = UUP

AMC Interface 2	
Title	SRDP
Size	Document Number
C	<Doc>
Date	Saturday, January 13, 2007
Sheet	8 of 18
Rev	B




SH [16] SP14\_MODESEL >> SP14\_MODESEL  
 SH [16] SP14\_PWRDWN >> SP14\_PWRDWN  
 SH [16] SP15\_PWRDWN >> SP15\_PWRDWN




SH [16] TSI568\_SPEED1 >> TSI568\_SPEED1  
 SH [16] TSI568\_SPEED0 >> TSI568\_SPEED0


NOTE: TSI568 can address up to 2K memory due to a 1 byte addressing capability.




JP1 off - Disable I2C access to external EEPROM  
 JP1 on - Enable I2C access to external EEPROM

Title		
SRDP		
Size	Document Number	Rev
C	<Doc>	B
Date	Saturday, January 13, 2007	Sheet 10 of 16





TSI568A CLOCKS, RESET AND INTERRUPTS		
SRDP		
Size	Document Number	Rev
C	<Doc>	B
Date	Saturday, January 13, 2007	Sheet 12 of 16




A2	VSS0		VSS141	H2
A3	VSS1		VSS140	H1
A4	VSS2	U1L	VSS139	F22
A5	VSS3		VSS138	F20
A6	VSS4		VSS137	F18
A23	VSS5	TS1568A	VSS136	F16
A24	VSS6		VSS135	F14
A25	VSS7		VSS134	F12
A26	VSS8		VSS133	F10
B23	VSS9		VSS132	F8
B26	VSS10		VSS131	F6
C23	VSS11		VSS130	F3
C26	VSS12		VSS129	F1
D23	VSS13		VSS128	E22
D26	VSS14		VSS127	E14
E23	VSS15		VSS126	D22
E24	VSS16		VSS125	D20
E26	VSS17		VSS124	D14
F23	VSS18		VSS123	D12
F24	VSS19		VSS122	D8
F26	VSS20		VSS121	D6
G2	VSS21		VSS120	D4
G26	VSS22		VSS119	D3
H2	VSS23		VSS118	D2
H26	VSS24		VSS117	D1
I23	VSS25		VSS116	C22
I26	VSS26		VSS115	C20
J23	VSS27		VSS114	C18
J26	VSS28		VSS113	C16
K23	VSS29		VSS112	C14
K26	VSS30		VSS111	C12
L23	VSS31		VSS110	C10
L26	VSS32		VSS109	C8
M23	VSS33		VSS108	B20
M26	VSS34		VSS107	B16
N23	VSS35		VSS106	B12
N26	VSS36		VSS105	B8
O23	VSS37		VSS104	B6
O26	VSS38		VSS103	B4
P23	VSS39		VSS102	B3
P26	VSS40		VSS101	A22
Q23	VSS41		VSS100	A20
Q26	VSS42		VSS99	A16
R23	VSS43		VSS98	A14
R26	VSS44		VSS97	A12
S23	VSS45		VSS96	A10
S26	VSS46		VSS95	AE21
T23	VSS47		VSS94	AC21
T26	VSS48		VSS93	Y18
U23	VSS49		VSS92	Y16
U26	VSS50		VSS91	Y14
V23	VSS51		VSS90	Y12
V26	VSS52		VSS89	Y10
W23	VSS53		VSS88	W18
W26	VSS54		VSS87	W17
X23	VSS55		VSS86	W16
X26	VSS56		VSS85	W14
Y23	VSS57		VSS84	W13
Y26	VSS58		VSS83	W12
Z23	VSS59		VSS82	W11
Z26	VSS60		VSS81	W10
AA23	VSS61		VSS80	W9
AA26	VSS62		VSS79	W19
AB23	VSS63		VSS78	W8
AB26	VSS64		VSS77	W7
AC23	VSS65		VSS76	W6
AC26	VSS66		VSS75	W5
AD23	VSS67		VSS74	W4
AD26	VSS68		VSS73	W3
AE23	VSS69		VSS72	W2
AE26	VSS70		VSS71	W1

D\_GND

H3	VSS142	U1M	VSS282	AF19
H4	VSS143		VSS281	AF17
H5	VSS144		VSS280	AF15
H21	VSS145	TS1568A	VSS279	AF13
H22	VSS146		VSS278	AF11
H24	VSS147		VSS277	AF9
H25	VSS148		VSS276	AF7
H26	VSS149		VSS275	AF5
J9	VSS150		VSS274	AE19
J13	VSS151		VSS273	AE11
J15	VSS152		VSS272	AE7
J17	VSS153		VSS271	AD19
K1	VSS154		VSS270	AD17
K3	VSS155		VSS269	AD15
K4	VSS156		VSS268	AD13
K5	VSS157		VSS267	AD11
K6	VSS158		VSS266	AD9
K10	VSS159		VSS265	AD7
K12	VSS160		VSS264	AD5
K14	VSS161		VSS263	AC19
K16	VSS162		VSS262	AC13
K18	VSS163		VSS261	AC7
K21	VSS164		VSS260	AC11
K24	VSS165		VSS259	AC5
K26	VSS166		VSS258	AC3
L11	VSS167		VSS257	AB26
L13	VSS168		VSS256	AB24
L15	VSS169		VSS255	AB23
L16	VSS170		VSS254	AB22
L17	VSS171		VSS253	AB21
M1	VSS172		VSS252	AB19
M2	VSS173		VSS251	AA19
M3	VSS174		VSS250	AA17
M4	VSS175		VSS249	AA15
M5	VSS176		VSS248	AA13
M6	VSS177		VSS247	AA11
M10	VSS178		VSS246	AA9
M12	VSS179		VSS245	AA7
M14	VSS180		VSS244	AA5
M16	VSS181		VSS243	Y26
M18	VSS182		VSS242	Y25
M21	VSS183		VSS241	Y24
M22	VSS184		VSS240	Y23
M24	VSS185		VSS239	Y21
M25	VSS186		VSS238	Y26
M26	VSS187		VSS237	Y24
N9	VSS188		VSS236	V21
N11	VSS189		VSS235	V18
N12	VSS190		VSS234	V16
N15	VSS191		VSS233	V14
N17	VSS192		VSS232	V12
P1	VSS193		VSS231	V10
P3	VSS194		VSS230	U17
P6	VSS195		VSS229	U15
P10	VSS196		VSS228	U13
P12	VSS197		VSS227	U11
P14	VSS198		VSS226	U9
P16	VSS199		VSS225	T26
P18	VSS200		VSS224	T24
P21	VSS201		VSS223	T24
P22	VSS202		VSS222	T23
P24	VSS203		VSS221	T18
P24	VSS204		VSS220	T14
P26	VSS205		VSS219	T16
P6	VSS206		VSS218	T14
R9	VSS207		VSS217	T12
R13	VSS208		VSS216	T10
R15	VSS209		VSS215	T6
R17	VSS210		VSS214	T4
T1	VSS211		VSS213	T3
			VSS212	T2

D\_GND



JP2 off - Disable ATX power  
 JP2 on - Enable ATX power

Variable Threshold  
 Set to 1.11V for  
 VTT = 1.2V

Connect Resistor  
 Directly To  
 Ground Pin




VTT SELECTION

VTT	R30
1.2V	0R0H
1.5V	24.3K 01RMS
1.8V	11.5K 01RMS

POWER CONDITIONING		
Title	SRDP	
Size	Document Number	Rev
C	<Doc>	B
Date	Saturday, January 13, 2007	Sheet 15 of 16

Tsi568A JTAG INTERFACE

AMC JTAG INTERFACE



Tsi568A POWER DOWN CONTROL 0-7 SWITCH

Tsi568A POWER DOWN CONTROL 8-15 SWITCH

CONTROL PROCESSOR INTERFACE			
Title	SRDP		
Size	Document Number	Rev B	
C	<Doc>		
Date	Saturday, January 13, 2007	Sheet	16 of 16